

SEC.807

What is claimed is:

1 1. A ball grid array package semiconductor device, the device being
2 supplied with two or more external powers including a first power and a second
3 power, the device comprising:

4 a semiconductor chip having a plurality of pads arranged along a center of
5 a surface thereof;

6 a substrate having a slot of a predetermined size and centrally arranged in
7 a spaced relationship to the plurality of pads, the substrate having a signal line
8 plane including a signal line pattern and a plurality of ball mounts on its one side,
9 and wherein the semiconductor chip is mounted on an other side thereof;

10 a bonding material inserted between the semiconductor chip and the
11 substrate to fix the semiconductor chip to the substrate; and

12 a plurality of balls mounted on the plurality of ball mounts to be connected
13 to an external circuit,

14 wherein the signal line plane is divided into two or more signal line planes
15 including a first line plane and a second line plane, and

16 wherein lines for the first power are formed only on the first signal line
17 plane, and lines for the second power are formed only on the second signal line
18 plane.

1 2. The ball grid array package semiconductor device of claim 1,
2 wherein the lines for the first power are combined with each other on the first
3 signal line plane, thereby forming a first combined plane exhibiting a single node

SEC.807

4 electrically, and the lines for the second power are combined with each other on
5 the second signal line plane, thereby forming second combined plane exhibiting a
6 single node electrically.

1 3. The ball grid array package semiconductor device of claim 1,
2 wherein the device is a chip scale package semiconductor device.

4 4. The ball grid array package semiconductor device of claim 1,
5 wherein the first power has a positive voltage and the second power is ground.

6 5. The ball grid array package semiconductor device of claim 4,
7 wherein the semiconductor chip comprises a triple-well structure having a P-
8 substrate, the first power is applied to an N-well of the semiconductor chip, and
9 the second power is applied to the P-substrate and a pocket P-well of the
10 semiconductor chip.

1 6. The ball grid array package semiconductor device of claim 4,
2 wherein the semiconductor chip comprises a triple-well structure having a P-
3 substrate, the first power is applied to an N-well of the semiconductor chip, and
4 the second power is applied to one of the P-substrate and a pocket P-well of the
5 semiconductor chip.

SEC.807

1 7. The ball grid array package semiconductor device of claim 4,
2 wherein the semiconductor chip comprises a twin-well structure, the first power is
3 applied to an N-well of the semiconductor chip, and the second power is applied
4 to a P-substrate of the semiconductor chip.

1 8. A ball grid array package semiconductor device, the device being
2 supplied with two or more external powers, the device comprising:

3 a semiconductor chip having a pad at its center of a surface thereof;

4 a substrate having a slot of a predetermined size and centrally arranged in
5 a spaced relationship to the pad, the substrate having a signal line plane including
6 a signal line pattern and a plurality of ball mounts on its one side, and wherein the
7 semiconductor chip is mounted on an other side thereof;

8 a bonding material inserted between the semiconductor chip and the
9 substrate to fix the semiconductor chip to the substrate; and

10 a plurality of balls mounted on the plurality of ball mounts to be connected
11 to an external circuit,

12 wherein the signal line plane is divided into a plurality of signal line planes,
13 and lines for at least one selected power among the external powers are formed
14 only on a corresponding signal line plane.

1 9. The ball grid array package semiconductor device of claim 8,
2 wherein the lines for the at least one selected power among the external powers
3 are combined with each other on the corresponding signal line plane, thereby

SEC.807

forming a combined plane exhibiting a single node electrically.

10. The ball grid array package semiconductor device of claim 8,
wherein the device is a chip scale package semiconductor device.

11. A ball grid array package semiconductor device having a plurality of
balls, including a plurality of power balls and a plurality of ground balls, the ball
grid array package semiconductor device comprising:

a semiconductor chip comprising a plurality of pads, including a plurality of
power pads and a plurality of ground pads, arranged along a center of a surface
thereof; and

a single layer substrate including a slot of a predetermined size centrally
arranged in a spaced relationship to the plurality of pads, and, on one side thereof
having

a power plane on a first portion of a surface of the one side around
the slot, the power plane including power ball mounts, power balls and the power
pads;

a ground plane on a second portion of the surface of the one side
around the slot, the ground plane including ground ball mounts, ground balls and
the ground pads; and

a plurality of signal ball mounts,

wherein the semiconductor chip is mounted on an other side of the
substrate such that the plurality of pads are electrically connected to the power

SEC.807

ball mounts, the ground ball mounts and the signal ball mounts.

12. The ball grid array package semiconductor device of claim 11,
wherein a boundary defining the power plane wraps around signal ball mounts
positioned on the power plane and their interconnection lines.

13. The ball grid array package semiconductor device of claim 11,
wherein a boundary defining the ground plane wraps around signal ball mounts
positioned on the ground plane and their interconnection lines.

14. The ball grid array package semiconductor device of claim 11,
further comprising a power ball mount separated from the power plane and
connected to an external circuit.

15. The ball grid array package semiconductor device of claim 11,
further comprising a ground ball mount separated from the ground plane and
connected to an external circuit.